aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv
diff options
context:
space:
mode:
authorBin Meng <bin.meng@windriver.com>2020-09-03 18:40:23 +0800
committerAlistair Francis <alistair.francis@wdc.com>2020-09-09 15:54:19 -0700
commit7595a65818ea9b49c36650a8c217a1ef9bd6e62a (patch)
tree65cfd52f2c2756cb68425fb0f5f3b0b6f741eb20 /hw/riscv
parent4791b4c4abc858b9726d4670fa08d37d73cf7d32 (diff)
hw/riscv: Sort the Kconfig options in alphabetical order
At present the Kconfig file is in disorder. Let's sort the options. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <1599129623-68957-13-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'hw/riscv')
-rw-r--r--hw/riscv/Kconfig58
1 files changed, 29 insertions, 29 deletions
diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig
index e152fdc7d9..2df978fe8d 100644
--- a/hw/riscv/Kconfig
+++ b/hw/riscv/Kconfig
@@ -1,36 +1,16 @@
config IBEX
bool
-config SIFIVE_E
- bool
- select MSI_NONBROKEN
- select SIFIVE_CLINT
- select SIFIVE_GPIO
- select SIFIVE_PLIC
- select SIFIVE_UART
- select SIFIVE_E_PRCI
- select UNIMP
-
-config SIFIVE_U
+config MICROCHIP_PFSOC
bool
- select CADENCE
+ select CADENCE_SDHCI
+ select MCHP_PFSOC_MMUART
select MSI_NONBROKEN
select SIFIVE_CLINT
- select SIFIVE_GPIO
select SIFIVE_PDMA
select SIFIVE_PLIC
- select SIFIVE_UART
- select SIFIVE_U_OTP
- select SIFIVE_U_PRCI
select UNIMP
-config SPIKE
- bool
- select HTIF
- select MSI_NONBROKEN
- select SIFIVE_CLINT
- select SIFIVE_PLIC
-
config OPENTITAN
bool
select IBEX
@@ -40,23 +20,43 @@ config RISCV_VIRT
bool
imply PCI_DEVICES
imply TEST_DEVICES
+ select GOLDFISH_RTC
select MSI_NONBROKEN
select PCI
- select SERIAL
- select GOLDFISH_RTC
- select VIRTIO_MMIO
select PCI_EXPRESS_GENERIC_BRIDGE
select PFLASH_CFI01
+ select SERIAL
select SIFIVE_CLINT
select SIFIVE_PLIC
select SIFIVE_TEST
+ select VIRTIO_MMIO
-config MICROCHIP_PFSOC
+config SIFIVE_E
bool
select MSI_NONBROKEN
select SIFIVE_CLINT
+ select SIFIVE_GPIO
+ select SIFIVE_PLIC
+ select SIFIVE_UART
+ select SIFIVE_E_PRCI
select UNIMP
- select MCHP_PFSOC_MMUART
+
+config SIFIVE_U
+ bool
+ select CADENCE
+ select MSI_NONBROKEN
+ select SIFIVE_CLINT
+ select SIFIVE_GPIO
select SIFIVE_PDMA
select SIFIVE_PLIC
- select CADENCE_SDHCI
+ select SIFIVE_UART
+ select SIFIVE_U_OTP
+ select SIFIVE_U_PRCI
+ select UNIMP
+
+config SPIKE
+ bool
+ select HTIF
+ select MSI_NONBROKEN
+ select SIFIVE_CLINT
+ select SIFIVE_PLIC