diff options
| author | Peter Crosthwaite <peter.crosthwaite@xilinx.com> | 2013-02-28 18:23:16 +0000 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2013-02-28 18:49:24 +0000 |
| commit | 5025388b5083f199b05cc252c2b031d9fc230391 (patch) | |
| tree | 1aeb7ba92b48fbed33f018b5bcc751caf8f87c92 /hw/cadence_gem.c | |
| parent | ae80a3546f412c407199b9b7ebd52ac604361e10 (diff) | |
cadence_gem: Don't reset rx desc pointer on rx_en
This doesn't happen in the real hardware. The Zynq TRM explicitly states that
this bit has no effect on the rx descriptor pointer ("The receive queue
pointer register is unaffected").
Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: 06fdf92b78ee62d8965779bafd29c8df1a5d2718.1360901435.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/cadence_gem.c')
| -rw-r--r-- | hw/cadence_gem.c | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/hw/cadence_gem.c b/hw/cadence_gem.c index a1ac069a20..61f1801273 100644 --- a/hw/cadence_gem.c +++ b/hw/cadence_gem.c @@ -1083,10 +1083,6 @@ static void gem_write(void *opaque, hwaddr offset, uint64_t val, /* Reset to start of Q when transmit disabled. */ s->tx_desc_addr = s->regs[GEM_TXQBASE]; } - if (!(val & GEM_NWCTRL_RXENA)) { - /* Reset to start of Q when receive disabled. */ - s->rx_desc_addr = s->regs[GEM_RXQBASE]; - } if (val & GEM_NWCTRL_RXENA) { qemu_flush_queued_packets(qemu_get_queue(s->nic)); } |